



AKSHAYA INSTITUTE OF TECHNOLOGY

Approved by AICTE, New Delhi, Affiliated to VTU, Belgaum, Recognized by Govt. of Karnataka,

Obalapura Post, Lingapura, Koratagere Road, Tumkur - 572 106, Karnataka



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Module 2 Notes for “VLSI Design and Testing” [BEC602]

Prepared by:

Padmavathi N

Associate Professor

Department of ECE.

AKSHAYA INSTITUTE OF TECHNOLOGY

Tumakuru

AKSHAYA INSTITUTE OF TECHNOLOGY

Lingapura, Obalapura Post, Koratagere Road, Tumakuru - 572106

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING



VISION

To produce competent engineering professionals in the field of Electronics and Communication Engineering by imparting value based quality technical education to meet the societal needs and to develop socially responsible citizens.



MISSION

M1: To provide strong fundamentals and technical skills in the field of Electronics and Communication Engineering through effective teaching learning process.

M2: Enhancing employability of the students by providing skills in the fields of VLSI, Embedded systems, Signal processing, etc., through Centre of Excellence.

M3: Encourage the students to participate in co-curricular and extra-curricular activities that creates a spirit of social responsibility and leadership qualities.



Program Specific Outcomes (PSOs)

After Successful Completion of Electronics and Communication Engineering Program Students will be able to

1. Apply fundamental knowledge of core. Electronics and Communication Engineering in the analysis, design and development of Electronics Systems as well as to interpret and synthesize experimental data leading to valid conclusions.
2. Exhibit the skills gathered to analyze, design, develop software applications and hardware products in the field of embedded systems and allied areas.



Program Educational Objectives (PEOs)

PEO1: Graduates exhibit their innovative ideas and management skills to meet the day to day technical challenges.

PEO2: Graduates utilize their knowledge and skills for the development of optimal solutions to the problems in the field of Electronics and Communication Engineering..

PEO3: Graduates exhibit good interpersonal skills, leadership qualities and adapt themselves for life-long Learning



VLSI Design and Testing		Semester	6
Course Code	BEC602	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	4:0:0:0	SEE Marks	50
Total Hours of Pedagogy	50 Hours	Total Marks	100
Credits	04	Exam Hours	3 Hours
Examination nature (SEE)	Theory		
Course objectives: 1. This course deals with analysis and design of digital CMOS integrated circuits. 2. The course emphasizes on basic theory of digital circuits, design principles and techniques for digital design blocks implemented in CMOS technology. 3. This course will also cover switching characteristics of digital circuits along with delay and power estimation. 4. Understanding the CMOS sequential circuits and memory design concepts. 5. Explore the knowledge of VLSI Design flow and Testing.			
Teaching-Learning Process (General Instructions) These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes. 1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes. 2. Show Video/animation films to explain the different concepts of Digital Signal Processing 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyse information rather than simply recall it. 6. Topics will be introduced in a multiple representation. 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 8. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 9. Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes.			
MODULE-1			
Introduction to CMOS Circuits: Introduction, MOS Transistors, MOS Transistor switches, CMOS Logic, Alternate Circuit representation, CMOS-nMOS comparison. [Text 1: 1.1,1.2,1.3,1.4,1.5.1.6.]			
Teaching-Learning Process: Chalk and talk method, YouTube videos, Power point presentation RBT Level: L1, L2			
MODULE-2			

<p>MOS Transistor Theory: n-MOS enhancement transistor, p-MOS transistor, Threshold Voltage, Threshold voltage adjustment, Body effect, MOS device design equations, V-I characteristics, CMOS inverter DC characteristics, Influence of β_n / β_p ratio on transfer characteristics, Noise margin, Alternate CMOS inverters. Transmission gate DC characteristics. Latch-up in CMOS. [Text 1: 2.1,2.2,2.3,2.4,2.5.2.6.]</p>
MODULE-3
<p>CMOS Process Technology: Silicon Semiconductor Technology, CMOS Technologies, Layout Design Rules. [Text 1: 3.1,3.2,3.3.]</p> <p>Circuit Characterization and Performance Estimation: Introduction, Resistance Estimation, Capacitance Estimation, Switching Characteristics, CMOS gate transistor sizing, Determination of conductor size, Power consumption, Charge sharing, Scaling of MOS transistor sizing, Yield. [Text 1: 4.1,4.2,4.3,4.4,4.5.4.6.4.7,4.8,4.9,4.10]</p>
<p>Teaching-Learning Process: Chalk and talk method/Power point presentation, YouTube Videos RBT Level: L1, L2, L3.</p>
MODULE-4
<p>CMOS Circuit and Logic Design: Introduction, CMOS Logic structures, CMOS Complementary logic, Pseudo n-MOS logic, Dynamic CMOS logic, Clocked CMOS Logic, Cascade Voltage Switch logic, Pass transistor Logic, Electrical and Physical design of Logic gates, The inverter, NAND and NOR gates, Body effect, Physical Layout of Logic gates, Input output Pads. [Text 1: 5.1,5.2,5.2.1, , 5.2.2, 5.2.3, 5.2.4, 5.2.6, 5.2.8, 5.3,5.3.1,5.3.2, 5.3.4 ,5.3.8,5.5]</p>
<p>Teaching-Learning Process: Chalk and talk method, YouTube videos, Power point presentation RBT Level: L1, L2, L3.</p>
MODULE-5
<p>Sequential MOS Logic Circuits: Introduction, Behaviour of Bistable Elements (Excluding Mathematical analysis) SR Latch Circuit, Clocked Latch and Flip-Flop Circuits, Clocked SR Latch, Clocked JK Latch.[Text2: 8.1, 8.2, 8.3, 8.4]</p> <p>Structured Design and Testing: Introduction, Design Styles, Testing[Text1: 6.1, 6.2. 6.5]</p>
<p>Teaching-Learning Process: Chalk and talk method/Power point presentation RBT Level: L1, L2, L3</p>
<p>Text Books:</p> <ol style="list-style-type: none"> 1. Principals of CMOS VLSI Design A System approach Neil H E Weste and Kamran Eshraghain . Addition Wisley Publishing company. 2. “CMOS Digital Integrated Circuits: Analysis and Design”, Sung Mo Kang & Yosuf Leblebici, Third Edition, Tata McGraw-Hill. <p>Reference Books:</p> <ol style="list-style-type: none"> 1. “CMOS VLSI Design- A Circuits and Systems Perspective”, Neil H E Weste, and David Money Harris 4th Edition, Pearson Education. 2. “Basic VLSI Design”, Douglas A Pucknell, Kamran Eshraghian, 3rd Edition, Prentice Hall of India publication, 2005

Course Outcomes: After completing the course, the students will be able to	
CO1	Apply the fundamentals of semiconductor physics in MOS transistors and analyze the geometrical effects of MOS transistors
CO2	Design and realize combinational, sequential digital circuits and memory cells in CMOS logic.
CO3	Analyze the synchronous timing metrics for sequential designs and structured design basics.
CO4	Understand designing digital blocks with design constraints such as propagation delay and dynamic power dissipation.
CO5	Understand the concepts of Sequential circuits design and VLSI testing

Generations of ICs :-

<u>Year</u>	<u>Generation</u>	<u>No of \oplus</u>	<u>Examples</u>
1961	SST	10-100	Logic Gates, FF, Counters
1966	MST	100-1000	Adder, mux, counters.
1971	LST	1000-20000	8bit μ ps, Ram, Rom
1980	VLSI	20000 - 1 million	16 & 32 bit μ ps, DRAM
1990	ULSI	1-10 million	DSPs, Smart Sensors.
2000	GSI	> 10 million	ASICs, SoC

Moore's Law : (Gordon Moore, 1965)


"The number of transistors integrated on IC doubles for every 18 months".

Truly the 1970s, 80s, 90s may be regarded as Integrated circuit era.

MOS Transistors : (Metal oxide semiconductor)

MOS structures are created by superimposing several layers of conducting and insulating materials to form a sandwich like structure. CMOS technology provides two types of transistors: an n-type and p-type transistor. Transistor operation is based on electric fields hence they are called as field effect transistors.

cross section and symbols of these (1) (2) are shown. The n^+ and p^+ regions indicate heavily doped n or p type silicon.



nmos transistor

pmos Transistor-







An nmos transistor is built with a p type body and has regions of n type semiconductor adjacent to gate called the source and drain. They are physically equivalent and interchangeable. The body is typically grounded.

A pmos transistor is just opposite, contains p type source and drain regions with n type body.

For a nmos transistor when $g=0$, p-n junctions of the source and drain to body are reverse biased and transistor is OFF. When $g=1$ transistor is ON.

For a pmos transistor, when $g=0$, transistor is on and when $g=1$, the transistor is off.




The high potential is represented as V_{DD} or logic '1' (5v) and low potential as GND or V_{SS} or logic '0' (0v). The switch model is shown below






MOS Transistor Theory :-

The different symbols used for mos transistor are shown below.

nmos




Pmos



The mos transistor is a majority carrier device in which the current in a conducting channel between the source and drain is controlled by gate voltage. In nmos electrons are majority carriers and in pmos holes are majority carriers.

To study the behavior of mos transistor (3)
 Consider a mos structure with gate and body but no source or drain. Fig shows simple mos structure. The top layer is good conductor called as gate made up of polysilicon. The middle layer is thin insulating film of SiO_2 called gate oxide. The bottom layer is the doped silicon body (p). The body is grounded and voltage is applied to gate.



(a) accumulation

(b) Depletion

(c) Inversion

In fig (a), -ve voltage is applied to the gate, so there is negative charge on the gate. The free holes are attracted by -ve v_g on gate and gets collected under the gate. This is called accumulation mode.


In fig (b) low +ve v_g on gate, repels the holes, and resulting in a depletion region forming below the gate.

In fig (c) higher +ve potential is applied to gate.


Such that $V_g > V_t$. The holes are repelled further and small number of free electrons in the body are attracted to the region beneath the gate. This conductive layer of electrons in the p-type body is called the 'inversion layer'.

The threshold $V_g = V_t$ depends on number of dopants in the body and thickness t_{ox} of the oxide.


MOS transistor operation :-




(a) cutoff : No channel
 $I_{ds} = 0$



(b) Linear, channel formed
 I_{ds} increases with V_{ds}



Linear



Saturation : channel pinched off
 I_{ds} is independent of V_{ds}

In fig (a), $V_{GS} < V_t$. The source and drain have free electrons. The body has free holes but not free electrons. The junction between the body and source or drain are reverse biased so no current flows. This mode of operation is called cutoff.

In fig (b) $V_{GS} > V_t$. Now the inversion region of electrons called the channel connects source and drain, creating a conducting path. The conductivity in the channel depends on gate voltage. The potential difference between drain and source is $V_{DS} = V_{GS} - V_{GD}$. When $V_{DS} = 0$ i.e. $V_{GS} = V_{GD}$, no current flows from drain to source.

In fig (c), a small positive potential μ is applied to drain, therefore current I_{DS} flows through channel from drain to source. This mode of operation is called linear, resistive, non saturated or unsaturated. This current I_{DS} increases with drain V_D and gate V_G .

In fig (d), V_{DS} is sufficiently large such that $V_{GD} < V_t$ the channel is no longer inverted near the drain and becomes 'pinched off'. Now I_{DS} becomes independent of V_{DS} and controlled by only gate V_G . This mode is called saturation.


Summary of nmos ①

$V_{gs} < V_t \rightarrow \text{cutoff} \quad I_{ds} = 0$

$V_{gs} > V_t, V_{ds} \text{ small} \rightarrow \text{linear region} \rightarrow I_{ds} \text{ flows.}$

$V_{gs} > V_t$ & V_{ds} is large \rightarrow acts as current source $\rightarrow I_{ds}$ becomes independent of V_{ds}

The pmos transistor operates in just the opposite way.



Ideal I-V characteristics : (long channel & v chan)

In linear and saturation region, the gate attracts carriers to form a channel.

The carriers drift from source to drain at a rate proportional to electric field b/w S and D. mos structure looks like 11l plate capacitor while operating in inversion.

We can find currents if we know the amount of charge in the channel and rate at which it moves

∴ we know that $Q = CV$.



(5)

Then the charge in the channel is

$$Q_{\text{channel}} = C_g (V_{gc} - V_t)$$

where $C_g \rightarrow$ Gate to channel capacitance

$V_{gc} - V_t \rightarrow V_{gs}$ attracting charge to channel to invert from p to n.



Avg Gate to channel potential

Transistor dimension.

If the source is at V_s and drain is at V_D , then the average is $V_c = \frac{(V_s + V_D)}{2}$

∴ $V_c = \frac{V_s + V_D}{2}$
The mean diff b/w gate & channel potential is, $V_{gc} = \frac{(V_{gs} + V_{gd})}{2} = \frac{V_{gs} - V_{ds}}{2}$

$$\left[\because \frac{2V_s + V_{ds}}{2} = \frac{2V_s + V_D - V_s}{2} = \frac{V_s + V_D}{2} \right]$$

If the gate has length L and width w and the oxide thickness is t_{ox} as shown, the capacitance is

$$C_g = \epsilon_{ox} \frac{wL}{t_{ox}}$$

where $\epsilon_{ox} = 3.9\epsilon_0$ for SiO_2 and ϵ_0 is the permittivity of free space, 8.85×10^{-14} F/cm.

and $C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \therefore \boxed{C_g = C_{ox} WL}$

Each carrier in the channel is accelerated to velocity

$$v = \mu E$$

where $\mu \rightarrow$ mobility
 $E \rightarrow$ electric field

$$E = \frac{V_{ds}}{L}$$

The time required for carriers to cross the channel is,

$$t = \frac{L}{v} \rightarrow \text{channel length}$$

$$\rightarrow \text{carrier velocity}$$

$$\therefore I_{ds} = \frac{Q_{ch}}{t} = \frac{Q_{ch}}{L/v}$$

$$= v \frac{Q_{ch}}{L} = \frac{\mu E}{L} C_g (V_{gs} - V_t)$$

$$= \frac{\mu E C_{ox}}{L} WL (V_{gs} - \frac{V_{ds}}{2} - V_t) \quad \therefore E = \frac{V_{ds}}{L}$$

$$= \mu C_{ox} \frac{W}{L} (V_{gs} - V_t - \frac{V_{ds}}{2}) V_{ds}$$

$$\boxed{I_{ds} = \beta (V_{gs} - V_t - \frac{V_{ds}}{2}) V_{ds}}$$

where $V_{GT} = V_{gs} - V_t$

$$\textcircled{a} \beta (V_{GT} - \frac{V_{ds}}{2}) V_{ds} \quad \text{where } \beta = \mu C_{ox} \frac{W}{L}$$

If $V_{ds} > V_{dsat} \equiv V_{gs} - V_t$, then we get,
 when $(V_{gs} - V_t) = V_{GT}$

$$\boxed{I_{ds} = \frac{\beta}{2} (V_{gs} - V_t)^2}$$


$$\boxed{I_{ds} = \frac{\beta}{2} V_{GT}^2}$$

Summary


6

$$I_{ds} = \begin{cases} 0 & v_{gs} < v_{t-} & \text{cutoff} \\ \beta \left(v_{gs} - v_{t-} - \frac{v_{ds}}{2} \right) v_{ds} & v_{ds} < v_{dsat} & \text{linear} \\ \frac{\beta}{2} (v_{gs} - v_{t-})^2 & v_{ds} > v_{dsat} & \text{Saturation} \end{cases}$$

Fig below show IV char of transistor



For nmos




For pmos

DC Transfer characteristics :-

The DC transfer characteristics relate the output- V_{out} to the input voltage, assuming that input voltage changes slowly so that internal capacitance can charge or discharge fully.

Consider a complementary CMOS inverter as shown



DC transfer function is plot b/w V_{out} and V_{in}

Relations between voltages for the 3 regions of operation

	cut-off	linear	Saturation
nmos	$V_{\text{gsn}} < V_{\text{tn}}$ $V_{\text{in}} < V_{\text{tn}}$	$V_{\text{gsn}} > V_{\text{tn}}$ $V_{\text{in}} > V_{\text{tn}}$ $V_{\text{dsn}} \leq V_{\text{gsn}} - V_{\text{tn}}$ $V_{\text{out}} < V_{\text{in}} - V_{\text{tn}}$	$V_{\text{gsn}} > V_{\text{tn}}$ $V_{\text{in}} > V_{\text{tn}}$ $V_{\text{dsn}} > V_{\text{gsn}} - V_{\text{tn}}$ $V_{\text{out}} > V_{\text{in}} - V_{\text{tn}}$
pmos	$V_{\text{gsp}} \geq V_{\text{tp}}$ $V_{\text{in}} \geq V_{\text{tp}} + V_{\text{DD}}$	$V_{\text{gsp}} \leq V_{\text{tp}}$ $V_{\text{in}} < V_{\text{tp}} + V_{\text{DD}}$ $V_{\text{dsp}} > V_{\text{gsp}} - V_{\text{tp}}$ $V_{\text{out}} > V_{\text{in}} - V_{\text{tp}}$	$V_{\text{gsp}} < V_{\text{tp}}$ $V_{\text{in}} < V_{\text{tp}} + V_{\text{DD}}$ $V_{\text{dsp}} < V_{\text{gsp}} - V_{\text{tp}}$ $V_{\text{out}} < V_{\text{in}} - V_{\text{tp}}$

$V_{\text{tn}} \rightarrow$ Threshold voltage for nmos

$V_{\text{tp}} \rightarrow$ Threshold voltage for pmos

V_{tp} is negative.

(10)

As the Source of nmos transistor is grounded,

$$V_{gsn} = V_{in} \text{ and } V_{dsn} = V_{out}$$

As the Source of pmos transistor is connected to V_{DD} ,

$$V_{gsp} = V_{in} - V_{DD} \text{ and } V_{dsp} = V_{out} - V_{DD}$$

To find the transfer char (Vout vs Vin), assume,

$$I_{dsn} = I_{dsp}$$

$$V_{tp} = -V_{tn}$$


$$\mu_n = \mu_p$$

The important equations for mos transistors are


$$I_{DS} = \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds}$$

$$\& \quad I_{DS} = \frac{\beta}{2} (V_{gs} - V_t)^2$$


A plot of I_{dsn} and I_{dsp} in terms of V_{dsn} & V_{dsp} for various values of V_{gsn} and V_{gsp} is shown.




The same plot of I_{Dsn} and $|I_{Dsp}|$ interms of V_{out} for various values of V_{in} is shown.



The inverter transfer char's V_{out} vs V_{in} is shown



The supply current $I_{DD} = I_{Dsn} = |I_{Dsp}|$ is plotted against V_{in} .




Region A. The region is defined by $0 \leq v_{in} \leq V_{tn}$ (11)
 where Nmos - cutoff and pmos - linear.

The o/p v_g is $V_{out} = V_{DD}$

Region B: This region is defined by $V_{tn} \leq v_{in} < \frac{V_{DD}}{2}$
 where pmos - linear ($V_{ds} \neq 0$), Nmos - Satⁿ region

The equivalent ckt is given by,



I_{dsn} is obtained by $v_{gs} = v_{in}$

$$I_{dsn} = \beta_n \frac{(v_{in} - V_{tn})^2}{2}$$

For N Device

$$v_{gs} = v_{in}$$

$$V_{ds} = V_{out}$$


$$\text{where } \beta_n = \mu_n \frac{C_{ox}}{t_{ox}} \left[\frac{W_n}{L_n} \right]$$

Current in p device is given by,

$$\text{w.k.T, } v_{gs} = v_{in} - V_{DD}$$

$$V_{ds} = V_{out} - V_{DD}$$

$$\therefore I_{DBP} = \beta \left[(v_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$



$$I_{DSP} = \beta \left[(v_{in} - V_{DD} - V_{tp})(V_{out} - V_{DD}) - \frac{(V_{out} - V_{DD})^2}{2} \right]$$

$$\text{where } \beta_p = \mu_p \frac{C_{ox}}{t_{ox}} \left[\frac{W_p}{L_p} \right]$$

$$\text{WKT } I_{dsp} = -I_{dsn}$$


$$\beta_p (V_{in} - V_{DD} - V_{tp})(V_{out} - V_{DD}) - \left(\frac{V_{out} - V_{DD}}{2}\right)^2 = \beta_n \left(\frac{V_{in} - V_{tn}}{2}\right)^2$$

Solving we get-

$$V_{out} = (V_{in} - V_{tp}) + \frac{(V_{in} - V_{tp})^2}{2(V_{in} - V_{tp} - V_{DD} + V_{tp})} - \frac{\beta_n}{\beta_p} \left(\frac{V_{in} - V_{tn}}{2}\right)^2$$

$$V_{out} = (V_{in} - V_{tp}) + \frac{(V_{in} - V_{tp})^2}{2(V_{in} - V_{tp} - V_{DD} + V_{tp})} - \frac{\beta_n}{\beta_p} \left(\frac{V_{in} - V_{tn}}{2}\right)^2$$

Region C: Here both n and p transistors are in Saturation as shown in fig below.



$$I_{dsp} = -\frac{\beta_p}{2} (V_{gsp} - V_{tp})^2$$

$$= -\frac{\beta_p}{2} (V_{in} - V_{DD} - V_{tp})^2$$

$$I_{dsn} = \frac{\beta_n}{2} (V_{in} - V_{tn})^2$$


$$\text{WKT } I_{dsp} = -I_{dsn}$$

on substituting and simplifying, we get-

$$V_{in} = \frac{V_{DD} + V_{tp} + V_{tn} \sqrt{\frac{\beta_n}{\beta_p}}}{1 + \sqrt{\frac{\beta_n}{\beta_p}}}$$

If $\beta_n = \beta_p$ and $V_{tn} = -V_{tp}$, we have
 $V_{in} = \frac{V_{DD}}{2}$ and V_{out} drops

Region D :- Here $V_{in} > V_{DD}/2$ and $V_{in} < V_{DD} + V_{tp}$
 p device is in Satn and n device is in linear region as shown



\therefore we get

$$V_{out} = (V_{in} - V_{tn}) - \sqrt{(V_{in} - V_{tn})^2 - \frac{\beta_p}{\beta_n} (V_{in} - V_{DD} - V_{tp})^2}$$

Region E :- Here $V_{in} > V_{DD} + V_{tp}$
 p device is in cutoff and n device is in linear region

$$\therefore V_{out} = 0$$

Summary of CMOS inverter operation :-

Region	condition	P Device	N Device	output
A	$0 \leq V_{in} \leq V_{tn}$	Linear	cutoff	$V_{out} = V_{DD}$
B	$V_{tn} \leq V_{in} < \frac{V_{DD}}{2}$	Linear	Saturated	$V_{out} > \frac{V_{DD}}{2}$
C	$V_{in} = \frac{V_{DD}}{2}$	Saturated	saturated	V_{out} drops
D	$\frac{V_{DD}}{2} < V_{in} < \frac{V_{DD}}{2} - V_{tp} $	Saturated	Linear	$V_{out} < \frac{V_{DD}}{2}$
E	$V_{in} > V_{DD} - V_{tp} $	cutoff	Linear	$V_{out} = 0$

Beta Ratio Effects :-

(12)

Inverters with different beta ratios β_p/β_n are called skewed inverters.


If $\beta_p/\beta_n > 1$, the inverter is HI-skewed.

If $\frac{\beta_p}{\beta_n} < 1$, the inverter is LO-skewed.

If $\frac{\beta_p}{\beta_n} = 1$, the inverter is normal or unskewed.

High skew inverter has stronger pmos transistor and require higher threshold. LO-skew inverter has weak pmos and thus low switching threshold.

Fig below shows skewing impact on DC transfer char. As beta ratio is changed, the switching threshold moves but the output v_g transition remains sharp.



NOTE: when temp is raised, mobility (μ) decreases.
 $\therefore \beta_p/\beta_n$ ratio decreases, and curves shift to left.

* Noise margin :- Noise margin or noise immunity is allowable input gate voltage so that output will not be corrupted. Two parameters are used to specify noise margin, Low noise margin NM_L and High noise margin NM_H .

NM_L is defined as the difference in maximum Low input voltage recognized by the receiving gate and the maximum Low output V_L produced by the driving gate.


$$NM_L = V_{IL} - V_{OL}$$

NM_H is defined as the difference between the minimum High output V_H of driving gate and the minimum High input V_H recognized by the receiving gate. Thus,


$$NM_H = V_{OH} - V_{IH}$$

where
 $V_{IH} \rightarrow$ min High i/p V_H
 $V_{IL} \rightarrow$ max Low i/p V_L
 $V_{OH} \rightarrow$ min High o/p V_H
 $V_{OL} \rightarrow$ max Low o/p V_L

Noise margin definitions are shown below.



The voltage levels on transfer char are shown in fig ③



It is desirable to have V_{IH} and V_{IL} should be close to each other i.e. to switch transfer char abruptly.

Typical values of noise margin are

$$NM_L = 0.46 V_{DD}$$


$$NM_H = 0.34 V_{DD}$$

When input is at worst legal value, the o/p is slightly degraded, called as noise feed through or propagated noise.

Non Ideal IV Effects :-

The long channel IV model neglects many effects that are important to devices with channel lengths below 1 micron.

Fig below shows ideal IV characteristics and simulated IV characteristics of a $1\mu\text{m}$ wide nmos transistor in 65nm process.



The saturation current increases less than quadratically with increasing V_{GS} . This is due to two effects: velocity saturation & mobility degradation.

Velocity Saturation: At high lateral field strength (V_{DS}/L), carrier velocity ceases to increase linearly with field strength. This is called

velocity Saturation and results in lower I_{ds} than expected at high V_{ds} .

Mobility degradation: At high vertical field strength (V_{gs}/t_{ox}), the carriers scatter off the oxide interface more often, slowing their progress. This results in less current (I_{ds}) than expected at high V_{gs} .

Channel length modulation: - Higher V_{ds} increases the size of the depletion region around the drain and thus effectively shortens the channel. This is called channel length modulation. As channel length decreases I_{ds} increases with V_{ds} in saturation region as well.

Body effect: The variation of threshold voltage due to voltage b/w source and body (V_{sb}) is called body effect.

Subthreshold effect conduction: For $V_{gs} < V_t$, the current drops off exponentially rather than abruptly becoming zero. This is called subthreshold conduction.

Junction leakage: The reverse biased diodes across Jns conduct small amount of current I_0 called in leakage.

$$C_D = C_S \left[e^{V_D / V_T} - 1 \right]$$

Tunnelling :: The current in to gate is ideally 0. However as the thickness of gate oxide reduces to only small number of atomic layers, electron tunnel through the gate, causing some gate current. It is called tunneling.

Temp dependance : Transistor characteristics are influenced by temp. Carrier mobility decreases with temp. The relation is given by,

$$\mu(T) = \mu(T_r) \left(\frac{T}{T_r} \right)^{-k_u}$$

T - absolute temp

T_r - room temp

k_u - fitting parameter (1.2-2.0)

mobility Degradation and Velocity Saturation:

The long channel model assumed that carrier mobility is independent of applied field. This assumption is good for low fields but not for stronger fields. The carriers attain maximum velocity v_{sat} when high fields are applied. This is called velocity saturation.




Fig shows carrier velocity v vs electric field E b/w D & S.
At low fields, velocity increases linearly with field. The slope is μ_{eff} . At fields above a critical level E_c , the velocity levels out at v_{sat} .

$$v = \begin{cases} \frac{\mu_{eff} E}{1 + \frac{E}{E_c}} & E < E_c \\ v_{sat} & E > E_c \end{cases}$$

where $E_c = \frac{2 v_{sat}}{\mu_{eff}}$

NOTE
[Velocity Saturation refers to the limiting of carrier velocity at high field.]

problem. Find the critical v/g for fully on nmos and pmos transistors using the effective mobilities

Threshold voltage Effects :-

So far, we have treated threshold V_{th} as a constant. However V_{th} increases with the source V_{gs} , decreases with body V_{gs} , decreases with drain V_{gs} and increases with channel length.

① Body Effect :- Body is the another implicit fourth terminal for a MOSFET. When V_{sb} is applied between the source and body, it increases the amount of charge required to invert the channel, hence it increases the V_{th} . The threshold V_{th} can be modeled as,

$$V_{th} = V_{th0} + \gamma (\sqrt{\Phi_s + V_{sb}} - \sqrt{\Phi_s})$$

where V_{th0} \Rightarrow threshold V_{th} when s is at body potential

$\Phi_s \rightarrow$ Surface potential at threshold

$\gamma \rightarrow$ body effect coefficient (0.4 to 1 $V^{1/2}$)

$$\Phi_s = 2V_T \ln \frac{N_A}{n_i}$$

$$\gamma = \frac{t_{ox}}{\epsilon_{ox}} \sqrt{2q\epsilon_{si}N_A} = \sqrt{\frac{2q\epsilon_{si}N_A}{\epsilon_{ox}}}$$

② Drain induced Barrier Lowering :-

The drain V_D V_{DS} creates an electric field that affects the threshold V_T . This drain induced barrier lowering (DIBL) effect is important in short channel transistors. It can be modelled as


$$V_T = V_{T0} - \eta V_{DS}$$

where η is the DIBL coefficient

DIBL also causes I_{DS} to increase with V_{DS} in satⁿ.

③ Short channel Effect :- The threshold voltage typically increases with channel length. This phenomenon is important for small L where S and D depletion region extend into channel region.

Leakage :- when the transistors are normally OFF, they leak small amounts of current. Different types of leakage currents include subthreshold conduction b/w S and D, gate leakage from G to body and junction leakage from S to body and drain to body, as shown.



Leakage current paths

Subthreshold conduction is caused by thermal emission of carriers over the potential barrier set by the threshold.

Gate leakage is quantum mechanical effect caused by tunneling through the extremely thin gate dielectric.

Junction leakage is caused by current through the pn junction by the slow diffusion and the body