

# VLSI DESIGN AND TESTING (BEC602)

Padmavathi N Associate Professor Department of ECE

# Module 2 Syllabus

- MOS Transistor Theory: n-MOS enhancement transistor, p-MOS transistor, Threshold Voltage,
- Threshold voltage adjustment, Body effect, MOS device design equations, V-I characteristics, CMOS
- inverter DC characteristics, Influence of βn / βp ratio on transfer characteristics, Noise margin,
- Alternate CMOS inverters. Transmission gate DC characteristics. Latch-up in CMOS.
- [Text 1: 2.1,2.2,2.3,2.4,2.5.2.6.]

# MOS symbols



# **Characteristics of MOS**









## Structure of NMOS



# **MOS** Capacitor

- Gate and body form MOS capacitor
- Operating modes
  - Accumulation
  - Depletion
  - Inversion



# nMOS Cutoff

- No channel
- I<sub>ds</sub> ≈ 0



# nMOS Linear

- Channel forms
- Current flows from d to  $\dot{S}^{\circ}$   $\overset{\vee}{(}$ - e<sup>-</sup> from s to d
- I<sub>ds</sub> increases with V<sub>ds</sub>
- Similar to linear resistor



# nMOS Saturation

- Channel pinches off
- I<sub>ds</sub> independent of V<sub>ds</sub>
- We say current *saturates*
- Similar to current source



VGS=0 OOE ⊕ ⊕ P-type Bod cutoff: No channel Eds = 0







# Summary of NMOS

# **Inverter Cross-section**

- Typically use p-type substrate for nMOS transistors
- Requires n-well for body of pMOS transistors



### **PMOS transistor**



# **Threshlod Voltage**

The threshold voltage,  $V_t$ , for an MOS transistor can be defined as the voltage applied between the gate and source of an MOS device below which the drain-to-source current  $I_{ds}$  drops to zero. In general, the threshold voltage is a function of a number of parameters including the following:

- gate material
- gate insulation material
- gate insulator thickness
- channel doping
- impurities at silicon-insulator interface
- voltage between source and substrate V<sub>sb</sub>.

# Threshold voltage adjustment

2 Methods

1.By varying doping concentration at silicon – insulator interface through ion implantation

2.Using different insulating material for gate Ex Silicon Nitride combined with Silicon dioxide



#### Geometrical representation of NMOS



# NMOS device design equations

MOS transistors have 3 regions of operation namely

- cut-off region
- linear region
- saturation region.

The ideal (first order) equations [Cobb70][Sah64] describing the behavior of an nMOS device in the three regions are:

$$I_{ds} = \begin{cases} 0; & V_{gs} - V_t \leq 0 \text{ cut-off (a)} \\ \beta \left[ (V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]; & 0 < V_{ds} < V_{gs} - V_t \text{ linear (b)} \\ \frac{\beta}{2} (V_{gs} - V_t)^2; & 0 < V_{gs} - V_t < V_{ds} \text{ saturation (c),} \end{cases}$$
(2.2)



#### **CMOS** Inverter



# Graphical representation of inverter characteristics



### DC Transfer characteristics of CMOS Inverter





# Summary

	Sommary +-		PDeuxa	N' Denice	owput-
Z	Region	Condiction	Linear	intoff	VOW = VUD
	A	05 000 5 000	Lipear	Saturated	Vow > VOD
	B	Vtn < Vin < VDD	Colorated	salurated	vous drops
	c	$v_{in} = \frac{v_{DD}}{2}$	Sarona	linear	Voul < VOD
	D	VDD XVIn 2 VOD- (V tp)	Saturated		
	E	Vin > VDD - [V+p]	compett	Linear	Vous = 0



$$I_{dsp} = \frac{p_p}{2} (V_{in} - V_{DD} - V_{ip})^2$$
  
$$\beta = K \frac{W}{L}$$
  
$$I_{dsn} = \frac{\beta_n}{2} (V_{in} - V_{in})^2$$
  
$$K = \frac{\varepsilon_{ins} \varepsilon_0 \mu}{D}$$

 $\mu_n \neq 650 \text{ cm}^2/\text{V} \text{ sec (surface)}$  $\mu_p \neq 240 \text{ cm}^2/\text{V} \text{ sec (surface)}$ 

# Noise Margin

- Noise margin or Noise immunity is allowable input gate voltage so that output will not be corrupted.
- NML is defined as difference in maximum LOW input voltage recognized by receiving gate and maximum low output voltage produced by the driving gate.
- NM<sub>L</sub>= VIL-VOL
- NMH is defined as difference in minimum HIGH output voltage of driving gate and min HIGH input voltage recognized by receiving gate
- NM<sub>H</sub>=VOH -VIH

# Noise margin definitions



#### **\$** << 1.75 >>

#### Basics of Noise Margin

- It explains, up to what extent, IC allows noise in transmission of logic '0' and logic '1'.
- In digital Integrated circuits, we don't receives only two voltages. (One for logic '0' and another for logic '1').
- Here we receives range of voltages and we identify logic '0' or '1' based on it.
- Received voltage range widens based on noise in the circuit. So for error less transmission, noise margin is required.

#### Noise Margin based on VTC of inverter



### Alternate CMOS Inverters-Pseudo NMOS INV





### **TG-DC** characteristics



$$\phi = '0'; \begin{cases} n-device = off; \\ p-device = off; \\ V_{in} = '0'. V_O = Z; \\ V_{in} = '1', V_O = Z, \end{cases}$$

where Z refers to a high impedance state and



# Latch up



PARASITIC TRAN.

# Definition-Latch up

• Latch-up in CMOS VLSI refers to an unintended low-impedance path that can occur between the VDD and VSS resulting in high current that can damage the circuit or cause it to malfunction. This phenomenon occurs when parasitic structures within the CMOS circuitry (such as parasitic bipolar transistors) become inadvertently activated, leading to a short circuit.

# Steps to avoid latchup problem

- Here's a summarized list of steps to avoid latch-up in CMOS VLSI designs:
- **Proper Layout Design**: Avoid placing PMOS and NMOS transistors close enough to create parasitic bipolar transistors.
- Use Guard Rings: Implement guard rings around sensitive areas (e.g., inputs and outputs) to prevent latch-up.
- **Increase Well Spacing**: Maintain adequate distance between N-well and P-well to prevent parasitic SCR structures.
- Use ESD Protection: Design with electrostatic discharge (ESD) protection to prevent transient voltages triggering latch-up.
- **Control Supply Voltage**: Keep supply voltage stable and within safe limits, using decoupling capacitors to smooth voltage spikes.

- Ensure Proper Power Sequencing: Implement controlled power-on and power-off sequences for VDD and VSS.
- Utilize Latch-up Immunity Features: Leverage advanced CMOS process features that enhance latch-up resistance.
- **Consider BiCMOS Technology**: For high-speed or mixedsignal applications, consider using BiCMOS technology for improved latch-up immunity.
- **Simulate for Latch-up**: Use simulation tools to detect and address latch-up vulnerabilities during the design phase.
- Monitor Temperature: Ensure the design operates within temperature limits to prevent latch-up due to thermal effects.